PHYSICAL DESIGN FOR ASIC
Labels
FD-SOI
FINFETS
GRAPHENE
LINUX
LOW POWER
PD Questions
Physical Design
TOOLS
Thursday, 30 October 2014
PhD topics on CMOS Scalling
http://www2.imec.be/be_en/education/phd/cmos-scaling/transistors-with-semiconducting.html
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment